![]() You can implement your own logic blocks in Verilog or use Cypress’s IP cores that are included with PSoC Creator. Cypress calls these blocks universal digital blocks. ![]() However, the chip also features a small amount of CPLD resources and configurable datapaths that can be used to implement any digital logic that you can fit in. The kit contains a CY8C5888LTI-LP097 chip that features an ARM Cortex M3 that can run up to 80 Mhz, pretty run of the mill. I recently picked up a Cypress CY8CKIT-059 to play with for about $10 from Mouser. ![]() ![]() Bottom IMO derived clock synchronized to MCLK. Top an IMO derived clock not synchronized to MCLK also acting as the edge trigger.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |